I. INTRODUCTION
G aN-BASED high-electron mobility transistors (HEMTs) have become one of the prime candidates for solidstate power amplifiers at frequencies above 30 GHz. With its unique combination of high electron velocity (v peak ∼ 2.5 × 10 7 cm/s) and high breakdown electric field (∼3.3 MV/cm), these devices have already shown excellent performance, including output power densities in excess of 10 W/mm at 40 GHz [1] and more than 2 W/mm at 80.5 GHz [2] , far surpassing other technologies (e.g., Si, GaAs, and InP).
In spite of the great progress in performance achieved during the last few years, there are still several important issues that need to be overcome to further increase the performance of GaN HEMTs at millimeter-wave frequencies (30-300 GHz). One of the key challenges to achieve high-gain millimeter-wave power amplification is to increase the maximum power-gain cutoff frequency (f max ). f max is the maximum frequency at which the transistor still provides a power gain and can be expressed as [3] 
where f T is the current-gain cutoff frequency and C gd is the gate-drain (depletion region) capacitance, while and R ds represent the gate-charging, source, gate, and output resistance, respectively. To maximize f max , each parameter needs to be carefully optimized. f T , for example, has been extensively studied and greatly improved by reducing the gate length to 30 nm [4] . However, despite its great importance, other parasitic components have been barely investigated. In this letter, we describe new design features to reduce both short-channel effects (R ds and C gd ) and parasitic resistances (R i , R s , and R g ) to achieve a very high f max .
In field-effect transistors, the short-channel effects play an important role in the high-frequency characteristics [5] . However, improvement of the short-channel effects has been seldom a path to improve the high-frequency performance in GaN HEMTs. In this letter, we applied a low-damage gate-recess technology to effectively suppress the short-channel effects. The resultant HEMT showed excellent output characteristics with a very high R ds of 95.7 Ω · mm, small C gd of 42.6 fF/mm, and good pinchoff behavior. Also, the closer gate-to-channel distance helped reduce R i , which is proportional to the charging time of the gate-source capacitance (C gs ).
The parasitic resistances are also very important in that they can significantly degrade the frequency performance [6] , [7] . To minimize them, we combined a short source-to-drain distance and recessed source/drain ohmic contacts [8] . Combination of 1.1-μm source-to-drain distance and optimized ohmic contact resistance (R c ) of 0.15 Ω · mm resulted in extremely low R on of 1.1 ∼ 1.2 Ω · mm and a knee voltage of only 2 V. In addition, a T-shaped gate was fabricated to reduce R g . Finally, our 60-nm-gate-length AlGaN/GaN HEMT exhibited a record f max of 300 GHz, which, to the best of our knowledge, is the highest in any nitride transistor.
II. DEVICE FABRICATION
The AlGaN/GaN transistor structure was grown on a SiC substrate by molecular beam epitaxy at Raytheon IDS. This structure produced a 2DEG with a total charge density of 8 × 10
12 /cm 2 and electron mobility of 2200 cm 2 /V · s as measured on unpassivated samples using van der Pauw structures at room temperature. This mobility and charge density translate to a 2DEG sheet resistance of 356 Ω/sq.
Device fabrication began with mesa isolation using a Cl 2 /BCl 3 plasma-based dry etch. Then, recessed ohmic technique was used to reduce the ohmic contact resistances. First, source and drain regions with a 1.1-μm separation [ Fig. 1(a) ] are defined by photolithography, and the AlGaN barrier is slowly etched using a low-power electron cyclotron resonance reactive ion etching (ECR-RIE) with Cl 2 /BCl 3 gas mixture. To minimize the damage induced by ion bombardment, RF bias was kept low (∼75 V), while ECR power was set to achieve an etch rate of 1 nm/min (∼100 W). After the recess, 0741-3106/$26.00 © 2010 IEEE a Ti/Al/Ni/Au metal stack was deposited, followed by rapid thermal annealing (RTA) for 30 s in the N 2 atmosphere. RTA temperature and remaining AlGaN barrier thickness were experimentally optimized to have the lowest contact resistance, as shown in Fig. 2 . The best condition among the range that we explored was found at 820
• C with a 10-nm AlGaN barrier yielding an R c of 0.15 Ω · mm, which is one of the lowest contact resistances reported in the literature.
Electron-beam lithography was applied to define a T-shaped gate using a trilayer resist stack made of PMMA/ Copolymer/PMMA. For the gate recess, we utilized the same technique as the recessed ohmic. We did not observe any degradation in the source-to-drain current after the recess [10] . Following the gate recess, a Ni/Au/Ni metal stack was deposited for the gate contact. The 60-nm physical gate length was confirmed by scanning electron microscope (SEM), as shown in Fig. 1(b) . The devices were not passivated. Fig. 3 shows the dc characteristics of the fabricated 60-nm gate-recessed AlGaN/GaN HEMT. The short source-to-drain distance in combination with the low ohmic contact resistance allowed a very low ON-resistance of 1.1 ∼ 1.2 Ω · mm and a knee voltage of only 2 V. Also, the short-channel effects were effectively suppressed by the gate-recess technology as demonstrated by the high output resistance (R ds = 95.7 Ω · mm) and the good pinchoff (I on /I off ∼ 5 × 10
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3 ). This improvement is mainly attributed to better gate control over the channel by improved aspect ratio between the gate length and AlGaN barrier thickness. The maximum drain current at V GS = 2 V was 1.2 A/mm, and the peak extrinsic transconductance at V DS = 5 V was 410 mS/mm. The two-terminal gate-drain breakdown voltage was ∼20 V. As part of our on-going work, we are currently developing high-k gate dielectric [11] to minimize the gate leakage as well as to allow even more aggressive gate recesses for improved gate modulation efficiency.
The RF performance of these devices was characterized from 0.45 to 50 GHz using an Agilent Technologies N5230A network analyzer. The system was calibrated with a short-openload-through calibration standard. The calibration was verified by insuring that both S 12 and S 21 of the through standard are less than ± 0.01 dB and that both S 11 and S 22 are less than −45 dB within the measured frequency range after the calibration [5] . On-wafer open and short patterns were used to subtract the effect of parasitic pad capacitances and inductances from the measured S-parameters [12] . Due to the effect of the pad capacitances, the f T and f max values calculated from the extrinsic S-parameters were 10% lower than the intrinsic values. The reproducibility error in our measurements due to the calibration was less than 5%. Fig. 4 shows |h 21 | 2 and Mason's unilateral gain U against frequency for the 60-nm-gate-length device at V DS = 16 V and V GS = −2.2 V. An f T of 70 GHz and a record f max of 300 GHz were obtained by extrapolating measured data with a slope of −20 dB/dec using a leastsquare fit. For comparison, the highest f max reported so far in nitride transistors was 251 GHz in 4-nm barrier AlGaN/GaN HEMTs with 60-nm gate length [13] . The f T /f max values are confirmed through S-parameter simulations in the 0.45-50 GHz range [14] , as shown in Fig. 5 . The small discrepancy between measurements and simulations (i.e., 300 GHz versus 288 GHz) could originate from incomplete small-signal model or (1) used in this letter. The relatively low f T value is due to a combination of a lower than expected intrinsic RF transconductance g m,i ∼ 370 mS/mm (versus the calculated intrinsic dc transconductance of ∼490 mS/mm) and the high gate-tosource capacitance (C gs ) resulting from the extended effective gate length (L eff = (C gs · d AlGaN )/ε ≈ 100 nm) at the large drain voltage used during the measurements (V DS = 16 V).
IV. CONCLUSION
We have reported L g = 60 nm gate-recessed AlGaN/GaN HEMTs on SiC substrate having a record f max of 300 GHz. Owing to the low-damage gate recess, short source-to-drain distance, and recessed ohmic contacts, the short-channel effects, as well as parasitic resistances, were effectively suppressed. The fabrication technology and the record f max reported in this letter demonstrate the unsurpassed potential of GaN transistors for millimeter-and submillimeter-wave power amplifiers.
